Editing 2497: Logic Gates
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 60: | Line 60: | ||
|- | |- | ||
|GAND Ate | |GAND Ate | ||
โ | |Two | + | |Two jnputs feed into an AND-style receiving end. The presumed output end features a mirrored XOR input design complete with two connections onwards. |
Assuming it still accepts inputs from the left and produces outputs to the right, it is possible this gate initially acts as an AND-gate to the inward pair but then (randomly?) generates output signals that would, as inputs to an XOR, produce the same output. That is, if both inputs are true then the two outputs are paired as one as true and one as false (in either order); for any other inputs both outputs are in the same and identical (not-specified) logic-state. | Assuming it still accepts inputs from the left and produces outputs to the right, it is possible this gate initially acts as an AND-gate to the inward pair but then (randomly?) generates output signals that would, as inputs to an XOR, produce the same output. That is, if both inputs are true then the two outputs are paired as one as true and one as false (in either order); for any other inputs both outputs are in the same and identical (not-specified) logic-state. |